Verilog HDL: a guide to digital design and synthesis
贝壳书屋

Verilog HDL: a guide to digital design and synthesis 电子书下载

admin A+ A- 该资源由用户: 猫巷少女永波 上传  举报不良内容

书名:Verilog HDL: a guide to digital design and synthesis

Verilog HDL: a guide to digital design and synthesis.jpg

Verilog HDL is a language for digital design, just as C is a language for programming. This complete Verilog HDL reference progresses from the basic Verilog concepts to the most advanced concepts in digital design. Palnitkar covers the gamut of Verilog HDL fundamentals, such as gate, RTL, and behavioral modeling, all the way to advanced concepts, such as timing simulation, switch level modeling, PLI, and logic synthesis. Verilog HDL is a hardware description language (with a user community of more than 50,000 active designers) used to design and document electronic systems. This completely updated reference progresses from basic to advanced concepts in digital design, including timing simulation, switch level modeling, PLI, and logic synthesis.

如果您对该资源产生疑虑,欢迎您 点击此处 举报不良内容。 希望我们能共建一个文明社区!感谢您的合作与支持!

直接下载

贝壳书屋 © All Rights Reserved.  
关于我们| 联系我们| 留言|